We introduce a silicon metal-oxide-semiconductor quantum dot structure that achieves dotreservoir tunnel coupling control without a dedicated barrier gate. The elementary structure consists of two accumulation gates separated spatially by a gap, one gate accumulating a reservoir and the other a quantum dot. Control of the tunnel rate between the dot and the reservoir is demonstrated in the single electron occupation regime by varying the reservoir accumulation gate voltage while compensating with the dot accumulation gate voltage. The method is then applied to a quantum dot connected in series to source and drain reservoirs, enabling transport down to the single electron regime and tuning of the valley splitting with the dot accumulation gate voltage. We find that the split accumulation gate structure creates silicon quantum dots of similar characteristics to other realizations but with less electrodes, in a single gate stack subtractive fabrication process that is fully compatible with silicon foundry manufacturing.
I. INTRODUCTION
Spin qubits in semiconductor quantum dots (QDs) are strong contenders for quantum computing 1 . Silicon is emerging as a favored material for this application because of its long spin coherence [2] [3] [4] [5] [6] [7] [8] and the access it provides to the foundational resources of the microelectronics industry 9 . This offers the potential to accelerate the development of quantum processors based on quantum dot arrays 10 . There has been rapid progress in lithographic Si QD fabrication and performance over the last five years 7, 8, [11] [12] [13] [14] . However, challenges in reproducibility, lithographic location of the QD and optimization of multi-QD arrays represent a hurdle for multi-qubit demonstrations using Si QDs [15] [16] [17] [18] . A reliable Si QD platform, sufficient to extend beyond two-qubit coupling demonstrations 18 is a pressing requisite for the silicon quantum computing community.
Three properties that are commonly necessary for a reliable QD design are: (1) a well-isolated two-level energy subspace; (2) well-controlled dot-reservoir tunnel barriers (i.e. tunable in the few-electron regime); and (3) extensible fabrication (e.g. tiled layout, and repeatable with respect to critical parameters). For Si QD implementations, qubits are predominantly pursued as lithographically gated structures on either a strained-Si (sSi)/SiGe or metal-oxide-semiconductor (MOS) stack. Either implementation faces challenges related to one or several of the aforementioned properties. For example, up to nine QDs in a linear array have been fabricated * S. Rochette and M. Rudolph contributed equally to this work.
in sSi/SiGe with repeatable parameters (i.e., charging and orbital energies, lever arms) 19 . However, erratic valley splittings in neighboring QDs have been reported in the sSi/SiGe system 12, 20 , compromising the formation of a well-isolated two-level energy subspace. In contrast, anecdotal reports in MOS suggest that this system might provide both reliable and tunable valley splittings 21, 22 . Unfortunately, the larger disorder potential of the more imperfect MOS interface 16, 17, 23 and the relatively large effective mass in Si increases susceptibility to unintentional localization 17, 18 . Doubts persist about achieving successful multi-QD networks in MOS systems, despite the utilization of a predominant local accumulation design 24 that favors an additive, multi-metal-level process flow in an attempt to completely control the surface potential around the QD, resulting in strongly confined electrons 12, 21 .
In this study, we present: (1) a MOS QD design that successfully produces single electron occupation with tunable valley splitting; (2) provides a wide tuning range for the dot-reservoir tunnel barrier in the few electrons regime and (3) uses an efficient single-layer, subtractive 25 , polycristalline silicon gate process flow. Polysilicon gates promise reduced charge noise 26 , reduced stress 27 , improved reliability 28 and overall less challenging processing than Al gates 25 . A further observation of this efficient design concept is that orthogonal tunnel barrier control (i.e. well-decoupled from dot occupation control) can be achieved without a dedicated barrier gate. It is sufficient to form a gap in the metal layer and tune the barrier with the reservoir accumulation and QD accumulation gate voltages. The response of the tunnel rate to voltage tuning is of similar magnitude as designs with a dedicated barrier gate, as evaluated using a new met- False-color scanning electron micrograph (SEM) of single-lead device A1, a double quantum dot operated in single-dot mode by using only the right half. The MOS structure is composed of a single polysilicon gate stack 100 nm thick, a 35 nm SiO2 gate oxide and a 10 000 Ω-cm n-type silicon wafer. AR is the reservoir accumulation gate, and AD is the dot accumulation gate. C1, C2, C3, and C4 are confinement gates, necessary in this entirely 2D (planar) structure to create a circular dot, as the extension of AD away from the leads must be depleted. The gate TSET accumulates electrons to form the SET, and U and L help define its source and drain barriers. A mirror structure, including gates AD , AR , C2 , C3 , TSET , U , and L , is located on the other side of the symmetry axis (see ric, the tuning orthogonality, that we define. This split accumulation gate design concept is validated in two different layouts. Each layout is measured in a different laboratory providing an additional level of confidence in the repeatability of the design concept in achieving the three critical properties for QDs.
II. DEVICES AND METHODOLOGY
The devices are fabricated using the Sandia National Laboratories MOS quantum dot fabrication technology 29, 30 . The gate stack consists of a float zone substrate, 35 nm gate oxide and a degenerately As-doped polysilicon gate (shown in Fig. 1(a) ). The nanostructure is defined in the polysilicon gate stack by electronbeam lithography and dry etching. Contacts to ohmics and the poly-silicon gates are made with Al through vias in the field oxide. A forming gas anneal is done as a last step to reduce interface defect densities. Additional details on the fabrication process can be found in Appendix A. The gate oxide properties have been characterized in a Hall bar fabricated on the same wafer as the samples. Peak mobility, critical density 15, 29 , scattering charge density 29, 31 , interface roughness and interface correlation length 32 were measured for the wafers used for each of the devices and are indicated in Table I of Appendix B.
The basic element of the devices is a split accumulation gate, designated AD and AR in Fig. 1(a) . Application of positive voltages on AR and AD forms a reservoir and a quantum dot, respectively, at the Si/SiO 2 interface, in a similar fashion to well-established local enhancement devices 8, 19, 24, 33 . The electrons accumulated under AR originate from an Ohmic contact located several microns away to prevent disorder in the doped region from affecting the active area. The spatial gap between AD and AR creates a natural tunnel barrier between the dot and the reservoir, with tunnel rate Γ. We argue that in a split accumulation gate design, the reservoir accumulation gate AR can control the dot-reservoir tunnel rate efficiently, when compensated by the dot accumulation gate AD to keep the dot chemical potential, µ dot , fixed. This is in contrast with the more predominant method for dot-reservoir tunnel rate control in local accumulation designs, in which a dedicated barrier gate is placed directly on top of the tunnel barrier, overlapping with AD and AR (compensation is also needed here to maintain dot occupation). Here, by using AR for tuning, the dedicated barrier gate becomes superfluous, allowing a single layer, no lift-off fabrication process.
We present results gathered from three distinct devices based on the split gate design, labeled A1, A2 and B. A detailed account of the characteristics of the three devices is presented in Table I , Appendix B. Devices A1 and A2 are double quantum dots in a single-lead config-uration (i.e., only one reservoir is connected to each dot) that we operate in the single-dot regime, by activating only one half of the device (see Fig. 1(b) ). No transport measurements are performed on A1 and A2, and all data is acquired through charge sensing. Devices A1 and A2 have the same layout, with differences in scale only (see Table I and Fig. 5 in Appendix B). Device B (Fig. 3(a) ) is a single quantum dot device in a double-lead configuration (the dot is connected to two reservoirs), allowing both transport and charge sensing measurements. Measurements are performed using the proximal SET as a charge sensor with standard lock-in or RF reflectometry techniques 34 . Details on the measurements are given in Tables II and III Experiments are performed in two distinct laboratories, Université de Sherbrooke (devices A1 and A2) and Sandia National Laboratories (device B), in dilution refrigerators sustaining electronic temperature of 125 mK and 160 mK, respectively. In the limited testing of standard measurements, the samples are found to be robust to thermal cycles (i.e., little threshold shift) and no devices were visually altered by the long-distance shipping (e.g., damage from electrostatic discharge was not observed). The devices are also electrically stable, with the drift of the quantum dot chemical potential in device B characterized as approximately 5.3 ± 0.5 µeV standard deviation over a 150 hour period.
To illustrate the operation of the split accumulation gate, we have performed Thomas-Fermi numerical simulations 35 of a single-lead device (device A1, Fig. 1(b) ) using the corresponding three-dimensional MOS structure and operating gate voltages as input parameters. Figure 1(c) shows the simulated electron density at the substrate-oxide interface corresponding to a device experimentally set in a ∼20 electrons regime. A reservoir is formed under AR gate, and a quantum dot under the tip of AD gate, separated by a region of slightly lower density in between, which constitutes a tunnel barrier. Tunnel barrier control using the reservoir gate voltage, V AR , is suggested by simulations of the potential along the dot-reservoir axis ( Fig. 1(d) ). Indeed, as a function of V AR , the profiles present a tunnel barrier of varying height and width between the dot and reservoir. Variation in V AR shifts the conduction band edge directly. The effect is most pronounced under AR and gradually diminishes when approaching the bottom of the quantum dot well under AD. The simulation highlights that the reservoir gate alone can strongly influence the tunnel barrier height with relatively small shift in the potential of the QD.
In practice, varying the voltage on two electrodes is necessary to achieve the few-electron regime with measurable tunnel rates. While one gate will affect mostly the dot occupation, another will act more strongly on the tunnel rate. The two electrode voltages are chosen to compensate one another so that a relatively constant tunnel rate is maintained while the QD occupation is reduced (or vice-versa). Therefore, a sufficient orthogonality between tuning of the tunnel rate and control of the dot occupancy is imperative to maximize the operation range of the device 36 . This operation principle, which we refer to as tuning orthogonality, is demonstrated next for the split accumulation gate devices, without an electrode specifically dedicated to barrier tuning.
III. RESULTS AND ANALYSIS
Figure 2a presents a charge stability diagram obtained by sweeping the AR and AD gate voltages (V AR and V AD respectively) on a single-lead device. The quantum dot occupancy can be tuned down to the single electron regime as indicated by the absence of further transitions on the bottom left of the diagram, and confirmed with spin filling from magnetospectroscopy. The effect of V AR on the tunnel rate is initially visible through the charge transitions, which go from a "smooth" appearance at high V AR , when Γ is high compared to the measurement rate, to a speckled appearance at low V AR , when Γ is of the order of the measurement rate or lower 37 . Another feature of this stability diagram is the curvature visible in the dot transitions, which we believe originates from the gradual decreases of the AR gate capacitance to the dot, C AR-dot , as the reservoir fills up with electrons. To illustrate this effect, we extract the capacitance ratio C AR-dot /C AD-dot = −1/m from the slope m of the transitions 40 in the stability diagram, as shown in the inset of Fig. 2(a) . A similar dependence of the capacitance ratio is also observed in numerical simulations, but the agreement is only qualitative, due in part to the limitations of the semi-classical simulation and the slight differences between the simulated and measured devices. This observation leads us to argue that the accumulation of charges in the reservoir contributes to the tuning orthogonality of the split gate structure by effectively reducing the AR-dot lever arm at higher V AR .
To quantify the capability of the split gate to provide well-controlled tunnel barriers, we examine the dotreservoir tunnel rate along the N = 0 → 1 charge transition, as V AR is compensated with V AD . In Fig. 2(b) , two data sets are combined to include a larger span of tunnel rates. The data sets (diamond and filled circles) were taken at different voltages applied to a surrounding gate, resulting in a 1.5 decades global offset in tunnel rates. This offset is subtracted (hollow circles) revealing an exponential dependence of Γ with V AR 33, 41 . This indicates that the tunnel rate can be tuned over several orders of magnitudes with AR while maintaining single charge occupation in the QD.
From the slope of the exponential fit, we extract a gate response of ∆Γ = 5.9 ± 0.7 decades/V AR , defined as the variation in dot-reservoir tunnel rate induced by a change of 1 V on gate AR, when compensated by gate AD to keep the dot chemical potential fixed. We can remove the device geometry specific capacitance by converting voltage change to change in chemical potential of the QD, ∆µ dot . We introduce a new metric, defined as: β AR.AD = ∆Γ AR,AD /∆µ dot , where ∆Γ AR,AD is the change in tunnel rate induced by the change in voltage on AR (and compensated by AD), ∆µ dot is the change in chemical potential caused by gate AR (equal to the chemical potential compensated by gate AD), and β AR.AD is called the tuning orthogonality. For device A1, the above analysis leads to β AR.AD = 0.9 ± 0.3 decade/meV, using the gate lever arm α AR = 0.007 meV/mV. We note that the chemical potential of the QD does not actually shift because there is a second gate compensating the chemical potential shift from the first. Therefore, care must be taken in interpreting this ratio: it does not represent the effect of a single gate on the tunnel rate rather the interplay of two gates acting in opposite direction on the two quantities, with unequal contributions. Because this quantity does not explicitly depend on the gate voltages, it allows us to make a coarse order of magnitude comparison between QD geometries. Indeed, there are a variety of differences in dimensions between layouts of QD designs, which leads to different lever arms and makes a direct comparison of tunnel barrier responses difficult. Details on the assumptions leading to the metric β and its limitations can be found in Appendix C.
The quantity β 1,2 can be estimated for other designs in the literature, for any pair of gates 1 and 2 used to tune the tunnel rate and compensate for change in the dot occupation, respectively. We estimate β BG,AD = 1.1 ± 0.3 decades/meV for the case of a dedicated barrier gate BG compensated by the dot accumulation gate AD equivalent in a Si/SiGe device 12 . Details on the calculations are provided in Appendix C. These observations lead to the conclusion that the minimalist layout for split accumulation gate devices we propose allows control of the tunnel rate and dot occupation with a similar performance to the dedicated barrier gate devices, within the uncertainty of the measurements. Figure 3 (a), shows a second device, device B, that supports transport down to the last electron (Fig. 3(b) ), thanks to its two-lead split accumulation gate design. Transport is through a QD under gate AD with source and drain reservoirs under gates AR 1 and AR 2 . A mirrored structure can be operated as a SET charge sensor, correlating the transport transitions with charge sensed measurements (Fig 3c) . The slight curvature in the transitions is ascribed to a similar screening effect as in the single lead devices. The tunnel rate also ranges from the life-time broadened regime at high V AR , corresponding to a ∼3 GHz tunnel rate 12, 42 to slower than can be detected by the charge sensor, ∼8 Hz.
In Fig.3(d) , V AR1 and V AR2 are adjusted simultaneously to symmetrize the tunnel barriers on the source and drain side of the QD, giving rise to Coulomb diamonds 43 . There is a notable difference in voltage ranges applied on AR 1 and AR 2 in this regime. Asymmetry in the voltages applied on the neighboring gates on the left and right side of the device could contribute to this (see Table 3 in Appendix B for applied voltages), as could the fact that the AD-AR gap dimensions are slightly different on the left and right sides. Limited studies on gap size, not shown, show a dependence of the device behavior supporting this speculation, but completely establishing this dependence was out of the scope of this work.
The addition energy of the last electron and the first orbital energy are extracted from the Coulomb diamonds of Fig. 3(d) , yielding approximately E orb = 11 meV and ∆E = 3 meV, respectively. A classical capacitance between the QD and the AD gate of 2.3 aF is estimated (e.g., C = e/∆V AD with ∆V AD the voltage needed to go from the N = 0 → 1 charge transition to the N = 1 → 2 transition in Fig. 3(c) . The classical capacitance can be associated with a circular 2D QD below the gate and is used to estimate a QD radius of ∼27 nm, using r = 3.9 for the SiO 2 and neglecting small errors due to the electron offset from the SiO 2 interface and depletion of the polysilicon. The orbital energy also provides an estimate of QD size. Following Zajac et al. 12 , we can extract an effective length of a confining 2D box (πr 2 = L 2 ) and using E orb = 3 2 π 2 2m * L 2 =11 meV, we obtain a similar dot size, r ∼25 nm, using m * = 0.19 m e . The estimated dot size and energies are similar to the ones obtained in multistack accumulation mode quantum dot devices 12, 44 .
Sufficient separation of the lowest energy manifold from higher energy states is a critical requirement for spin qubits.
We examine the spin filling and singlet-triplet energy splitting in our silicon QDs using magnetospectroscopy 12, 20, 45 . The first 4 charge transitions from device B are shown as a function of transverse magnetic field, at V AD =1.8 V, in Fig 4a. The first transition shows a shift in chemical potential consistent with a lowering of energy due to increasing Zeeman splitting. The inflection point at B = B ST in the N = 1 → 2 charge transition indicates the magnetic field at which the singlet-triplet (ST) transition occurs in the quantum dot 21, 46 . The magnetospectroscopy for the N = 2 → 3 transition has an inflection at the same B-field as the N = 1 → 2 transition. This is consistent with a simple model for which there are two valleys and the 2 nd valley is loaded with a 3 rd electron as spin down. The inflection point again marks the crossing of the spin up of the lower valley with the spin down of the upper valley. The 4 th electron then loads always spin up, also suggesting that the next orbital energy is well offset from this lower manifold, which is indeed consistent with the order of 3 meV estimate from the Coulomb diamonds. This spin filling also indicates a relatively small Coulomb repulsion relative to orbital energy spacing 47 . The magnetospectroscopy measurements are repeated for different V AD , compensating with the confinement gate C1 to maintain charge occupation. We estimate the single particle valley splitting from E V S = gµ B B ST , assuming g = 2, for devices A2 and B (Fig 4b) . For device B, we extract a linear tunability of E V S with the accumulation gate voltage of 231 ± 15 µ eV/V, the error range corresponding to a 95% confidence interval on the fit. Roughly approximating the vertical electric field as ∆F Z = ∆V AD /t ox , where t ox is the gate oxide thickness, 35 nm here, we convert this tunability to 8.1 ± 0.6 µeV m/MV. The linear trend is qualitatively consistent with theory and recent observations in MOS QDs 21, 22 . For device A2, although the measurements were too noisy to extract a convincing tunability fit, all data points are located into the confidence interval for device B's tunability. We note that differences in valley splittings between devices A2 and B would be expected from variations in electrostatic environments (e.g., gate layout and dimensions, distribution of voltages to reach single electron occupation and threshold voltages) and in interface roughness, approximately 20% different between the two samples 22 . Considering the clear linear trend for the data of device B and the amplitude of the tunability, evidence supports the claim that our split accumulation gate layout allows tuning of the valley splitting in a range suitable for spin qubit applications (i.e., a well isolated two level system can be achieved).
IV. CONCLUSION
In summary, we presented an efficient split accumulationgate layout for silicon MOS quantum dots that (1) forms a well-isolated two-level energy subspace, (2) provides dot-reservoir tunnel barriers that are sufficiently tunable in the few electrons regime, and (3) favors extensible and reliable fabrication.
Quantum dots with charging energies up to 11 meV and orbital energy of 3 meV are observed, corresponding to a ∼ 25 nm radius, demonstrating strongly confined electrons in a silicon single gate stack architecture. Furthermore, the valley splitting is linearly tunable with the vertical electric field in both the single and double-lead designs (8.1 ± 0.6 µeVm/MV) and is measured over a range of ∼ 75-250 µeV.
Using the reservoir accumulation gate to control the tunnel rate between the dot and the reservoir, we demonstrate orthogonal tuning of the tunnel rate and dot occupation without a dedicated barrier gate. The orthogonality of the tunnel barrier control and the dot occupation is quantified by the tuning orthogonality β AR,AD ≈ 0.9 decade/meV, yielding a comparable performance to devices with a dedicated barrier gate in multi-stack architectures.
The demonstration of sufficient tuning orthogonality with the reservoir accumulation gate warrants the use of a minimalist single layer gate layout for QDs, which offers the potential for higher yield through (1) using fewer electrode layers; (2) using subtractive processing; (3) leveraging more fully compatible silicon foundry processes and (4) potentially avoiding complications of metal electrodes recently identified (e.g., stress and noise). Furthermore, the split gate architecture represents a potential avenue to implement large arrays of quantum dots all connected to their own reservoir. Such a geometry could simplify initialization of multiple quantum dots 19 and allow simultaneous addressable single spin readout while mitigating the latching effect observed in linear arrays of quantum dots with only one source and one drain reservoir 49, 50 , and possibly reducing the need for charge shuttling in readout procedures 51 .
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Appendix A: Samples fabrication
The fabrication is composed of two phases. The first phase is run in a 0.35 micron CMOS silicon foundry, and the second phase is performed in another fabrication area that provides more flexibility in processing, particularly the e-beam lithography used for the nanofabrication. Three different devices are presented in this work. We describe the process flow for devices A1 and A2. Significant differences in the structure are noted for device B.
Phase 1 (silicon foundry): The initial material stack is fabricated using a 0.35 micron silicon foundry process at Sandia National Laboratories. The starting material is a 150 mm diameter float zone <100> n-type silicon wafer with a room temperature resistivity of 10 000 Ω-cm. Device B used a p-type float zone substrate with a 99.95% Si 28 enriched epitaxy layer instead. A 35 nm thermal silicon oxide is grown at 900°C with dichloroethene (DCE) followed by a 30 min, 900°C N 2 anneal. The next layer deposited is a 100 nm amorphous silicon layer followed by a 5 × 10 15 cm −2 , 10 keV arsenic implant at 0°tilt. Device B used a 200 nm layer and the implant energy was 35 keV with the same dose. The amorphous layers are crystallized later in the process flow to form a degenerately doped poly-silicon electrode. In the silicon foundry, the poly-Si is patterned and etched into large scale region, a "construction zone" around 100 µm × 100 µm in size, that will later be patterned using e-beam lithography to form the nanostructure. After etching, Ohmic implants are formed using optical lithography and implantation of As at 3 × 10 15 cm −2 density at 100 keV. An oxidation anneal of 900°C for 13 min and an N 2 soak at 900°C for 30 min follows the implant step and serves the multiple purposes of crystallizing, activating and uniformly diffusing the dopants in the poly-Si while also forming a SiO 2 layer (10-25 nm) on the surface of the poly-Si. This SiO 2 layer, forms the first part of the hard mask layer used for the nanostructure etch in the construction zone. The second part of the hard mask is a 20 nm Si 3 N 4 layer (35 nm for device B). An 800 nm thick field oxide is subsequently deposited using low pressure chemical vapor deposition (CVD), tetraethoxysilane (TEOS) or high density plasma CVD for device B. The field oxide is planarized using chemical mechanical polishing (CMP) leaving approximately 500 nm over the silicon and 300 nm over the poly-Si. Vias are etched to the conducting poly-Si and n + Ohmics at the silicon surface. The vias are filled with Ti/TiN/W/TiN. The tungsten is a high contrast alignment marker for subsequent e-beam lithography steps. Large, approximately 100 µm×100 µm windows aligned to the construction zones are then etched in the field oxide to expose the underlying hardmask and poly-Si construction zone for nanostructure patterning. The last processing step for the devices in the silicon foundry is a 450°C forming gas anneal for 90 min.
Phase 2 (separate nano-micro fabrication facility): The wafers are removed from the silicon foundry and subsequently diced into smaller parts, leading to 10 mm × 11 mm dies, containing each 4 complete QD devices. The nanostructure are patterned using electron beam lithography and a thinned ZEP resist. The pattern is transferred with a two-step etch process. First, the SiN and SiO 2 hard mask layers are etched with a CF 4 dry etch, and O 2 clean then strips the resist in-situ. The second etch step is to form the poly-Si electrodes, which is done with an HBr dry etch in the same chamber. The polySi etch is monitored using end-point detection in a large scale etch feature away from the active regions of the device. Wet acetone and dry O 2 cleans are used to strip the residual resist after the poly-silicon nanostructure formation. After the wet strips of the tungsten vias, a lift-off process is used for aluminum formation of bond pads to contact the Ohmics and poly-silicon electrodes. The last step is a 400°C, 30 minute forming gas anneal. For device B, after polysilicon etch, a second e-beam lithography and implant step was done to place donors near the QD region. The device was sent out for implant, 4 × 10 11 cm −2 Phosphorus at 45 keV. After the implant step, the photoresist was stripped with acetone and then the metal and residual organics were stripped from the surface using peroxide and RCA cleans. The device was subsequently metallized using an Al lift-off process similar to devices A1 and A2.
TABLE I. Measured devices characteristics. Devices A1 and A2 present the same layout, differing only in the spacing between the gates and the width of the gates (A2 gates are more closely packed than A1 gates). For comparison, we label the devices by the distance between gates AD and C2, and the distance between AD and AR tips (see Fig 1b) . scribes the efficacy of a gate voltage on the QD chemical potential level µ. The lever arm is defined as
where there is a unique α i for each gate i. In a similar spirit, a parameter describing the controllability of the QD-reservoir tunnel rate can be defined as
While α is always positive by definition, β can be positive or negative, depending on if gate i increases or decreases the reservoir-QD tunnel rate with a positive voltage change. For example, for a QD under gate AD, gate AR increases the tunnel rate with increasing voltage, while gate AD decreases the tunnel rate with increasing voltage (Fig. 2(b) ). Geometric arguments can typically be made to estimate the sign of β by considering whether a positive voltage change on a gate is pulling the dot towards or away from the reservoir.
Of particular interest for designing QDs is the ability to tune the tunnel rates to the QD while only imparting a minimal change in the QD chemical potential, which denotes a high degree of tuning orthogonality between the two properties. Good orthogonality facilitates emptying the QD (fewer gate compensations are required to obtain N = 1) and tuning the reservoir coupling with minimal effect on the shift in the charge stability diagram (quicker optimization of relaxation and coherence times). For a single gate, the orthogonality between the tunnel rate and the chemical potential tunability is optimized by maximizing the ratio ∆Γi ∆µi = β i αi ≡ β i . We rewrite this in an analogous form to the lever arm:
To obtain β i , one must measure the change in both tunnel rate and chemical potential for a change on the gate voltage ∆V i . In practice, this is impossible because a change in a single voltage moves the QD level out of resonance with the Fermi level, and a change in tunnel rate cannot be determined. Thus, one must consider the effect of two gate voltages changing and compensating each other such that the QD chemical potential is always in resonance with the Fermi level. Continuing the analogy with the lever arm, we assume that the total change in tunnel rate is simply the sum of the contributions of each gate that has changed. For two gates 1 and 2, this results in
As the chemical potential has not changed, we have the additional constraint ∆µ 1,2 = ∆µ 1 + ∆µ 2 = α 1 ∆V 1 + α 2 ∆V 2 = 0 (C5)
Combining Eq. C4 and Eq. C5, we can define the twogate tunnel rate orthogonality parameter as
which is directly attainable from the measurements in Figure 2b . From the data, we extract a slope of ∆Γ AR,AD ∆V AR = 5.9±0.7 decades/V AR , describing the change in tunnel rate induced by a change in both V AR and V AD . With a lever arm α AR = 0.007 eV/V, we determine β AR,AD = 0.9 ± 0.1 decades/meV . This value of β 1,2 for our minimalist split gate architecture, where we omit a dedicated barrier gate and only rely on the reservoir enhancement gate for tunnel barrier tuning, is competitive with other, more complicated, device architectures. For comparison, we extract β 1,2 for a multilayer enhancement mode Si/SiGe device which uses a dedicated barrier gate located directly on top of the tunnel barrier, sandwiched between the reservoir and QD gates (Zajac et al. 12 ). Information on the tunnel rates are determined from the stability diagram of the tunnel barrier gate LB1 and the QD gate L1 (Fig. 2a of Zajac et al. 12 ). To more easily compare this data to our device, we relabel LB1→BG and L1→AD. The voltage ranges studied show transition rates ranging from the measurement sample rate (assumed to be at least 10 Hz) to the lifetime broadened regime ( k B Te h = 800 MHz for a reported electron temperature of T e = 40 mK). This provides two coordinates (Γ, V BG ) to estimate the tunnel rate orthogonality, for which we find ∆Γ BG,AD = 7.9decades 0.4VBG = 19.8 decades/V BG . From the reported lever arms and capacitance ratio for the QD and barrier gates, we determine α BG = 0.018 eV/V, and thus β BG,AD = 1.1 ± 0.3 decades/meV.
The values β BG,AD for a device with a dedicated barrier gate and β AR,AD for our simpler split gate design are comparable within the error of the measurements. In addition, the definition of β 1,2 lends itself to compare other devices and geometries as well, as β 1,2 is independent of geometry specific information like capacitances. The concept of β 1,2 can also be extended to optimize QD devices for other characteristics which may be useful for qubit operation. For example, on can similarly define a parameter that describes the orthogonality between a double-QD coupling and the double-QD detuning, or a double-QD coupling and the valley splitting.
